
FIG. 1






FIG.4





FIG.5

DUAL CONVERSION RECEIVER



IF2<RFINPUT<IF1

FIG. 6









FIG. 7
















FIG. 14








FIG. 17




FIG. 18




FIG. 19





FIG.20



PPL Xtal REFERENCE=10MHz LO-1, 10MHz FREQUENCY STEPS LO-2, 100kHz FREQUENCY STEPS

FIG.21

44MHz IF

TABLE OF FREQUENCIES BASED ON COARSE/FINE PLL SOLUTION:

NOTE • LO-2 REF=100KHz SO DIVIDE RANGE=9216 TO 9280

	860	2060	1200	0 7 0	374.0	275.2	231	0	+ + - -
	854	2050	1196	9 100	0.128	274.4	230	0.44	44.0
	=	=	=	-	=	=	=	=	=
	128	1330	1202	7 000	9.026	275.6	232	0.53	44.0
	122	1320	1198	0.70	7.078	274.8	231	0.5	44.0
	116	1320	1204		0.828	276.0 274.8 275.6	232	3	4.0 0.
	110	1310	1200		974.8	275.2	231		44.0
	104	1300	1196		971.2	274.4	230		44.0
	86	1300	1202		926.4	275.6	232		44.0
	92	1290	1198	0 0	3.628	274.8	231		44.0
	98	1290	1204	0 0	0.828	276.0	232		44.0
	80	1280	1200		924.8	275.2 276.0	231	3	44.0
	74	1270	1196	2 4	9.126	274.4	230		44.0
	89	1270		707		275.6	232		44.0
	62	1260	1 1		925.2 926.4	274.8 275.6	230.8		44.0
	56	1260	1204	- 27-	928.0	276	232	0.1	44.0
1	50	1250	1200	003	924.8	275.2	231.2		44.0
	Frf (MHz)	LO-1 (MHz)	IF-1 (MH ₂)	(7)	L0-2 (MHz)	IF-2 (MHz)	L0-3 (MHz) 231.2	1	IF-5 (MHZ)

PPL Xtal REFERENCE=10MHz LO-1, 10MHz FREQUENCY STEPS LO-2, 100kHz FREQUENCY STEPS

FIG.22


36MHz IF

TABLE OF FREQUENCIES BASED ON COARSE/FINE PLL SOLUTION:


NOTE • LO-2 REF=100KHz SO DIVIDE RANGE=9280 TO 9340

Frf (MHz)	20	58	99	74	82	06	98	106	114	122	130	138	146	154	=	852	860
LO-1 (MHz) 1250	1250	1260	1270	1270	1280	1290	1300	1310	1310	1320	1330	1340	1350	1350	=	2050	2060
IF-1 (MHz)	1200	1202	1204	1196	1198	1200	1202	1204	1196	1198	1200	1202	1204	1196	=	1198	1200
LO-2 (MHz) 931.2 932.8 934.4	931.2	932.8	934.4	928.0	930	931	933	934	928.0	930	931	933	934	928.0	=	929.60 931.2	931.2
IF-2 (MHz)	268.8	268.8 269.2 269.6	269.6	268.0	268.4	268.8	269.2	269.6	268.0	268.4	268.8	269.2	269.6	268.0	=	268.4	268.8
LO-3 (MHz) 232.8 233.2 233.6	232.8	233.2	233.6	232	232	233	233	234	232	232	233	233	234	232.0	=	232.4	232.4 232.8
IF-3 (MHz)	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	=	36.0	36.0

FIG.23



 $FIG.24\alpha$







FIG.24c







FIG.26








FIG.28 α








FIG.28f




FIG.28g




FIG.28h




FIG.28i




FIG.28j




FIG.28k




FIG.29




FIG.30




FIG.31a




FIG.31b





FIG.31c







FIG. 31e



1.0 0.5 . av ; =250mv FIG. 31f 0.0 -0.5 dl[mA] -2 - \sim

 $G_{\rm m}/gm=.96$

6.0

0.8

0.7

9.0

 $\operatorname{Vin} \ [V]$

1.0






FIG.31h









FIG.31k








FIG.31m



 $\left\langle R(T) \right\rangle - R(T) = \left\langle R(T) \right\rangle$ -3204 -OUTPUT -3206 -3208 00+ -3002 - γ 3314 CONTROL -3306 FIG.32-3208 Сш day ! CONTROL 3202-110 3306--3102 3206~ 3104~ 3314-Бg + INPUT <

FIG.33







FIG.35






FIG.37




FIG.38

PGA SETTINGS




FIG.39




FIG.40

PGA ARCHITECTURE




FIG. 41




FIG. 42







FIG.43 CLAMPING CONTROL RANGE













FIG.45b













FIG.45g capacitance vs control voltage











FIG. 45k







FIG.46b



 $FIG.47\alpha$





FIG. 47b









FIG. 47d


REPRESENTATIVE K_{VCO} CURVES





CONTROL VOLTAGE


















FIG.54













FIG.59






FIG. 61




FIG. 62




FIG.63




FIG. 64

FIG.65




FIG.66




FIG. 67









FIG.68















FIG. 74








FIG. 76





 $FIG.78\alpha$

FIG.78b







FIG.78c










FIG. 81




FIG. 82




FIG. 83.

